

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

★SONY U11 93-202142/25 ★JP05128473-A
 Mould package flat-face mounting type semiconductor device.
 exposes bottom surfaces of die pad and inner leads of bottom surface
 of mould package semiconductor device to be directly connected to
 circuit pattern of PCB NoAbstract
 SONY CORP 81.11.06 81JP.288882
 (83.05.25) HOIL 23/28, 23/12, 23/28, 23/50
 (6pp Dwg. No.1/13)
 N98-155203

U11-D01A8 U11-D03A9



© 1983 DERWENT PUBLICATIONS LTD.
 Derwent House, 14 Great Queen Street, London WC2B 5DF England, UK
 US Office: Derwent Inc., 1313 Dotley Madison Blvd., Suite 401, McLean VA 22101, USA
 Unauthorised copying of this abstract not permitted



PATENT ABSTRACTS OF JAPAN

(11) Publication number : 05-129473
 (43) Date of publication of application : 25.05.1993

(51) Int.Cl.

H01L 23/28
 H01L 23/12
 H01L 23/50

(21) Application number : 03-289882
 (22) Date of filing : 06.11.1991


(71) Applicant : SONY CORP
 (72) Inventor : FUKAZAWA HIROYUKI

(54) RESIN-SEALED SURFACE-MOUNTING SEMICONDUCTOR DEVICE

(57) Abstract:

PURPOSE: To reduce the size and thickness of the title semiconductor device while a mechanism which prevents the deformation of external electrodes or fluctuation of the electrodes at the machining time is secured by using the rear sections of inner leads connected to internal wiring as external electrodes at the time of directly mounting the semiconductor device.

CONSTITUTION: A semiconductor chip 1 is placed on the die pad 2 of a lead frame. After electrically connecting the chip 1 to inner leads 6, the rear of which become external electrodes 8, through bonding wires 3, the upper part is sealed with a resin. Similarly, the chip 1 is electrically connected to the leads through bumps 4. In other words, the rear of the electrically connected inner leads 6 are used as the electrical connecting sections 8 of the semiconductor device to the outside. Therefore, the size of the semiconductor device can be reduced to nearly the same size as that of the chip 1. In addition, the thickness of the semiconductor device can also be reduced.



LEGAL STATUS

[Date of request for examination] 28.10.1998

[Date of sending the examiner's decision of rejection] 30.11.1999

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2000 Japan Patent Office

* NOTICES *

Japan Patent Office is not responsible for any
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The resin-seal surface mount type semiconductor device with which the rear-face section of the internal derivation lead to which the aforementioned internal wiring is connected is characterized by the external electrode and bird clapper at the time of mounting a direct semiconductor device in the resin-seal surface mount type semiconductor device which carries a semiconductor device, wires an internal derivation lead in the electrode on the front face of an element, and comes to carry out the resin seal of the wiring section and the aforementioned semiconductor device section.

[Claim 2] The resin-seal surface mount type semiconductor device according to claim 1 characterized by the rear face of a semiconductor device being exposed to the outside of a semiconductor device through resin material other than a direct or closure resin.

[Claim 3] The resin-seal surface mount type semiconductor device according to claim 1 characterized by forming more highly one step than the field of an external electrode the field through the rear-face section of a semiconductor device, or resin material other than a closure resin.

[Translation done.]

* NOTICES *

Japan Patent Office is not responsible for any
damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] This invention relates to the surface mount type semiconductor device by which the resin seal was carried out.

[0002]

[Description of the Prior Art] It connects electrically to the interior derivation lead 6 of direct by the connection electrode called bump 4 as it connects electrically to the internal derivation lead 6 by the bonding wire 3 as a semiconductor chip 1 is carried in the die pad 2 of the leadframe made with the metal (0.1-0.3mm of board thickness [For example, being 42%nickel/Fe alloy.]) as a former and surface mount type semiconductor device shown to drawing 10 in the cross section of the example and it is shown in drawing 10 A, or shown in drawing 10 B. And after closing these with the sealing agents 5, such as an epoxy resin, the external derivation lead 7 and the external electrode 8 are bent and formed in a necessary configuration.

[0003] And as shown to drawing 11 A in a side elevation, as shown in a soldering paste 13 or drawing 11 B, adhesives 14 are applied to the pattern of a substrate 12 at the substrate 12, alignment of the surface mount type semiconductor device is carried out to this, and it is put on it. When a soldering paste 13 is used like drawing 11 A, this substrate 12 is heated by hot blast or infrared radiation, and is soldered. On the other hand, when adhesives 14 are used like drawing 11 B, it solders by being immersed in a solder tub.

[0004] However, the surface mount type semiconductor device mentioned above Since bending of the external derivation lead 7 and the external electrode 8 is carried out on the outside of the sealing agent 5 shown in drawing 10 A and B, According to the force from the variation of this process tolerance, and the outside after fabrication, as shown in the perspective diagram of drawing 12 A As shown in the variation of the position of the height direction of the inferior surface of tongue of the external electrode 8 to the base of the sealing agent 5 of a semiconductor device, and the plan of drawing 12 B, it is easy to produce deformation of the external derivation lead 7 to a longitudinal direction and the external electrode 8. These become a cause and a suitable surface mount becomes impossible the time of the above-mentioned substrate mounting. Or the technical problem of it becoming impossible to flow electrically occurred.

[0005] Then, in order to cancel this technical problem, like the semiconductor device currently indicated by JP,3-3354,A shown in drawing 13 , in the external electrode 8, it is the same field as the base of a sealing agent 5, and the configuration which drew in parallel with the base is proposed.

[0006]

[Problem(s) to be Solved by the Invention] by the way, it miniaturizes and electronic equipment thin-shape-izes in recent years -- having -- **** -- the semiconductor device used is also required as achieving a miniaturization and thin shape-ization as much as possible, and it has a size of the semiconductor chip by which the size of a sealing agent is carried in the interior closely now, and the thin shape semiconductor device 1.0mm or less has been put in practical use also for thickness However, in such small and the thin shape semiconductor device, the technical problem that a size, and about [becoming large far from a semiconductor chip size] and thickness will become thick occurred in a configuration which is indicated by JP,3-3354,A shown in above-

mentioned drawing 13. while this invention maintains the mechanism in which deformation of the external electrode or the variation at the time of processing is prevented -- moreover -- a miniaturization -- a thin shape -- it aims at offering the resin-seal surface mount type semiconductor device [-izing / a semiconductor device]

[0007]

[Means for Solving the Problem] In order to solve a technical problem which was described previously, this invention used as the electrical installation portion, i.e., external electrode, with the exterior of a semiconductor device the rear face of an internal derivation lead electrically connected with an internal derivation lead by a semiconductor chip, a bonding wire, or the bump using the leadframe which has a die pad in the same flat surface.

[0008]

[Function] Therefore, since the resin-seal surface mount type semiconductor device of this invention used as the electrical installation portion, i.e., external electrode, with the exterior of a semiconductor device the rear face of an internal derivation lead electrically connected with an internal derivation lead by a semiconductor chip, a bonding wire, or the bump using the leadframe which has a die pad in the same flat surface, it can make the size of a semiconductor device small to the almost same size as the size of a semiconductor chip. Moreover, thickness of a semiconductor device can be made thin.

[0009]

[Example] Hereafter, the resin-seal surface mount type semiconductor device of the example of this invention is explained in full detail with a drawing. The cross section of the 1st example is shown in drawing 1. First, drawing 1 A lays a semiconductor chip 1 in the die pad 2 of a leadframe with a thickness of 0.1-0.3mm, connects electrically the internal derivation lead 6 with which a semiconductor chip 1 and a rear face serve as the external electrode 8 by the bonding wire 3, and has structure which carried out the resin seal of the upper part. Drawing 1 B shows the example with which it is made to connect electrically a semiconductor chip 1 and the internal derivation lead 6 by the bump 4 similarly. Although there is an advantage that the electrical installation by the bump 4 can make still smaller the size of the structure top sealing agent 5 from the electrical installation method by the bonding wire 3, since the thickness of the resin of the inferior surface of tongue of a semiconductor chip 1 also becomes thin so that the board thickness of a leadframe is thin, it becomes easy to generate faults, such as a void at the time of a resin seal (foam).

[0010] The creation method of the semiconductor device of the 1st example is briefly explained using the cross section of drawing 2 and drawing 3. First, the cross section of drawing 2 explains the 1st creation method. As shown in drawing 2 A, the internal derivation lead 6 connects electrically the semiconductor chip 1 and the internal derivation lead 6 with a die pad 2 by the bonding wire 3 after laying a semiconductor chip 1 using the leadframe in a coplanar by the same method as usual. Next, the sealing agents 5, such as an epoxy resin, are used and closed. And it is made the configuration which shaves off the rear-face resin section of a semiconductor device, and is shown in drawing 2 B. Then, in order to improve the soldering nature at the time of performing substrate mounting, it becomes like drawing 2 C by giving sheathing plating 9 of solder etc. to the portion which the external electrode 8 exposed. In this way, if the excessive portion of the outside of the external derivation lead 7 of the semiconductor device which was able to be done is cut using metal mold etc., the semiconductor device of this example shown in drawing 2 D will be obtained. Below, the cross section of drawing 3 explains the 2nd creation method. After laying a semiconductor chip 1 and connecting electrically like the 1st creation method, it becomes the configuration shown in drawing 3 A by performing a resin seal with the metal mold which has a cavity (******) only in the upper surface. Then, the semiconductor device of this example shown in drawing 3 B is obtained like the 1st creation method by performing cutting of the sheathing plating 9 and the external derivation lead 7. Although pretreatment called deburring -- by high-pressure water etc. is needed before giving sheathing plating 9 since the barricade at the time of a resin seal etc. may have adhered to the portion which is going to give sheathing plating 9 in the case of this creation method, the work of shaving off a stiff closure resin like the 1st creation

method is ommissible.

[0011] The cross section of the 2nd example is shown in drawing 4. Although not structurally divided ***** with the 1st three operations, the thickness of the die pad 2 which lays a semiconductor chip, and the external electrode 8 consists of very thin (about 10-30 micrometers) conductors, such as copper foil. The structure of this example becomes possible [making thin hundreds of micrometers thickness of a semiconductor device compared with the 1st example]. Moreover, since the rear face of a semiconductor chip 1 has structure exposed outside through direct or a metal part, there is also an advantage of being easy to miss the heat generated from a semiconductor device, after substrate mounting at the time of use. The creation method of the semiconductor device of this 2nd example is briefly explained using the cross section of drawing 5. Although a leadframe is used in the 1st example mentioned above Laminate thin conductors, such as copper foil, on the films 10, such as a polyimide which the hole opened partially as shown in drawing 5 A by this example, and a die pad 2, the internal derivation lead 6, and the external wiring 11 are formed. this conductor -- a semiconductor chip 1 is laid in the with **** film 10 like the above-mentioned method, and it connects with it electrically, and if a resin seal and sheathing plating 9 are given, it will become the structure which shows the cross section in drawing 5 B. Furthermore, if a film 10 is exfoliated giving heating etc., it will become the structure of this example as shown in drawing 5 C. In addition, in case a film 10 is exfoliated on the outside of the external electrode 8 used for this example, it is good to make thin beforehand external wiring 11 connected to an external electrode as shown in the plan of drawing 5 D so that a portion with an excessive conductor may cut simultaneously.

[0012] The cross section of the 3rd example is shown in drawing 6. In the 3rd example, it has the films 10, such as a polyimide, under the die pad 2 which lays a semiconductor chip 1. Although there are not an example mentioned above and a changing place out of it, since only the part of the thickness of the external electrode 8 has a film 10 in a high place to the height of the base of the external electrode 8 used as a part for the connection at the time of substrate mounting in the case of this example, there is an advantage that there is a cleaning effect of the flux after substrate mounting. Moreover, since there is no portion electrically connected with the rear face of a semiconductor chip 1 in the center of a semiconductor device, there is also imitation or an advantage that there is nothing, about which short fault generated at the time of substrate mounting. In addition, although drawing where a die pad 2 exists has explained by this example, on the occasion of operation, it is not necessarily the need. The creation method of the semiconductor device of the 3rd example is briefly explained using the cross section of drawing 7. In the 3rd example, thin conductors, such as copper foil, are laminated on the films 10, such as a polyimide which the hole opened partially as shown in drawing 7 A, a die pad 2, the internal derivation lead 6, and the external wiring 11 are formed, and it becomes the structure which shows the cross section in it at drawing 7 B when a semiconductor chip 1 is laid in the film 10 to which this conductor was attached like the above-mentioned method, it connects with it electrically and a resin seal and sheathing plating 9 are given to Furthermore, if the film 10 of the semiconductor device circumference is exfoliated giving heating etc., it will become the structure of this example as shown in drawing 7 C. In addition, it is good to make thin beforehand external wiring 11 of the outside of the external electrode 8 like the 2nd example, so that it may be easy to cut in case a film 10 is exfoliated.

[0013] Furthermore, as the 4th and 5th examples, as a cross section is shown in drawing 8, it is created more easily than the example which has also mentioned above the structure which has arranged the external electrode 8 doubly. In the case of the structure of this example, although the size of a semiconductor device becomes somewhat large from the above-mentioned example, since the interval of external electrode 8 comrades is made widely, there is an advantage of being hard to generate the bridge (inter-electrode short-circuit) by the solder at the time of substrate mounting.

[0014] Moreover, it sets in the 3rd example shown in the cross section of drawing 6 as the 6th example. Since the field which minded the rear-face section of a semiconductor chip 1 or resin material other than sealing agent 5 by removing the film 10 in the center section of the completed

semiconductor device as shown in a cross section is made still more ~~slightly~~
surface of tongue of the external electrode 8 There is an advantage that the cleaning effect at the
time of foundation mounting which the 3rd example described by the way goes up more.
[0015]

[Effect of the Invention] Since the rear face of the node of an internal derivation lead was used as
the external electrode of a semiconductor device, with the semiconductor device of this invention,
the semiconductor device of the size near the size of a semiconductor chip can be offered, so that
clearly from the above explanation. Moreover, the semiconductor device of the thickness around
about 0.5mm can be offered also about thickness.

[Translation done.]



* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.





1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]





[Drawing 2]




[Drawing 4]





[Drawing 13]





[Translation done.]





10/01/2003

http://www4.ipdl.ipb.edu/cgi-bin/tran_web.cgi?ejje


[Drawing 3]





[Drawing 5]




[Drawing 6]





[Drawing 7]








[Drawing 8]





[Drawing 9]



[Drawing 10]



[Drawing 11]



[Drawing 12]

10/01/2003

http://www4.ipdl.jpo.go.jp/cgi-bin/tran_web.cgi_ejje